A New Design Methodology for Composing Complex Digital Systems

Abstract

Continuous growth in the use of multimedia applications on portable devices makes the mobile computer systemshave an increasing complexity. The functionalities of the used SOC chips and silicon intelligent properties in theseportable devices are become complicated and hard to design. Traditional digital circuit designs adopt register transferlevel with timing control methodologies, which focus on the datapath composition, timing control of registers, and thefunctions of combinational circuits. However, the huge amount of control and synchronous signals of the abovecomponents are difficult to design and debug. The timing costs of design and verification are increased dramatically.This paper proposed a new design methodology of digital system, called data-oriented methodology, to deal with theabove problems, by using Bluespec SystemVerilog HDL and the corresponding tools. Instead of conventional timingcontrolmechanism, the data-oriented methodology adopts simple handshaking protocol, blocking transferring, andexplicitly register/FIFO declaration for communicating between adjacent modules. The designs of FDCT/IDCT andpipelined MIPS-like CPU are adopted to compare the design costs of conventional timing-control and data-orientedmethodologies. The chip performance and FPGA proven of these two designs are discussed