1.
Mateos Santillán E, Pérez Silva JL. Design, at transistor level, of a neuron with axonic delay. JART [Internet]. 2009 Apr. 1 [cited 2024 Apr. 25];7(01). Available from: https://jart.icat.unam.mx/index.php/jart/article/view/507