[1]
S. M. Sait, F. C. Oughali, and M. Al-AsliCenter, “Design partitioning and layer assignment for 3D integrated circuits usingtabu search and simulated annealing”, JART, vol. 14, no. 1, Feb. 2016.