[1]
E. Mateos Santillán and J. L. Pérez Silva, “Design, at transistor level, of a neuron with axonic delay”, JART, vol. 7, no. 01, Apr. 2009.